

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/010,819	12/06/2001	John Lawrence Melanson	1064-CA	1064-CA 7277	
31127 7	590 12/29/2005		EXAMINER		
JAMES J. MURPHY			WANG, TED M		
THOMPSON AND KNIGHT LLP 1700 PACIFIC AVENUE SUITE 3300			ART UNIT	PAPER NUMBER	
			2634		
DALLAS, TX	75201	DATE MAILED: 12/29/2005			

Please find below and/or attached an Office communication concerning this application or proceeding.

					(x C)
		Applicat	ion No.	Applicant(s)	<i>((</i>)
Office Action Summary		10/010,8	119	MELANSON, JOHN	LAWRENCE
		Examine	r	Art Unit	
		Ted M. W	/ang	2634	
Period fo	The MAILING DATE of this commun or Reply	ication appears on th	e cover sheet with th	ie correspondence addre	ISS
WHIC - Exte after - If NC - Failu Any	ORTENED STATUTORY PERIOD F CHEVER IS LONGER, FROM THE Nations of time may be available under the provisions SIX (6) MONTHS from the mailing date of this common street or reply is specified above, the maximum street or reply within the set or extended period for reply reply received by the Office later than three months sed patent term adjustment. See 37 CFR 1.704(b).	MAILING DATE OF T is of 37 CFR 1.136(a). In no en nunication. tatutory period will apply and v y will, by statute, cause the ap	HIS COMMUNICAT vent, however, may a reply b will expire SIX (6) MONTHS I plication to become ABANDO	ION. se timely filed from the mailing date of this comm ONED (35 U.S.C. § 133).	
Status					
2a)⊠	Responsive to communication(s) file This action is FINAL . Since this application is in condition closed in accordance with the pract	2b) This action is for allowance excep	non-final. t for formal matters,		erits is
Disposit	ion of Claims	·	•		
5) □ 6) ⊠ 7) ⊠ 8) □ Applicat 9) □ 10) □	Claim(s) 1-20 is/are pending in the 4a) Of the above claim(s) is/are Claim(s) is/are allowed. Claim(s) 1-9 and 14-20 is/are reject Claim(s) 10-13 is/are objected to. Claim(s) are subject to restriction Papers The specification is objected to by the The drawing(s) filed on is/are Applicant may not request that any object Replacement drawing sheet(s) including The oath or declaration is objected to	ed. ction and/or election e Examiner. : a) accepted or bection to the drawing(s) g the correction is requi	requirement.	See 37 CFR 1.85(a). s objected to. See 37 CFR	• •
·	under 35 U.S.C. § 119	, <u>-</u>			
12)□ a)	Acknowledgment is made of a claim All b) Some * c) None of: 1. Certified copies of the priority 2. Certified copies of the priority 3. Copies of the certified copies application from the Internations See the attached detailed Office actions	documents have be documents have be of the priority docum onal Bureau (PCT Ru	en received. en received in Appli nents have been rec ule 17.2(a)).	cation No eived in this National Sta	age
2) Notice 3) Infor	et(s) te of References Cited (PTO-892) te of Draftsperson's Patent Drawing Review (I mation Disclosure Statement(s) (PTO-1449 or tr No(s)/Mail Date		4) Interview Summ Paper No(s)/Ma 5) Notice of Inform 6) Other:		52)

DETAILED ACTION

Response to Arguments

1. Applicant's arguments, filed on 10/03/2005, with respect to claim 1-20 have been considered but are most in view of the new ground(s) of rejection.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 3. Claims 1, 3, 6, 16, and 17 are rejected under 35 U.S.C. 102(b) as being anticipated by Landry (US 5,931,891).
 - With regard claim 1, Landry discloses a clock signal generator (digital frequency synthesizer) comprising:

input circuitry (Fig.2 and 4 elements 10, 20, and 30, column 1 lines 45-59, and column 4 lines 38-44) for receiving an input signal (Fig.2 and 4 element 30 and column 1 lines 45-59) and a clock signal (Fig.2 and 4 elements 10 and column 1 lines 45-59) and generating a memory address therefrom (column 2 lines 15-21);

a memory (Fig.2 element 40 and Fig.4 element 80, where the triangle wave is the combination of the sine wave that is well known in the art.) for storing digital data indexed by said memory address (column 2 lines 4-21) and

representing at least a portion of a substantially sinusoidal analog clock signal (Fig.2 element 40 and column 2 lines 4-21);

a digital to analog converter for converting data retrieved from said memory to generate said analog clock signal (Fig.2 and 4 element 50 and column 2 lines 22-34 and column 4 lines 62-64);

a filter for filtering the substantially sinusoidal analog clock (Fig.2 and 4 element 60 and column 2 lines 35-40 and column 5 lines 12-35) to reduce jitter in a binary clock signal derived therefrom (column 4 lines 55-61); and

circuitry for converting the substantially sinusoidal analog clock signal to the binary clock signal (Fig.2 element 70 and column 2 lines 41-51) such that the binary clock signal has a rate near an integer multiple of a rate of the analog clock signal (column 2 lines 52-67 and column 5 lines 1-10).

Note that the output of the look up table (Fig.2 element 40 output and Fig.4 element 85) represents discrete amplitude levels of the desired sine wave. The discrete nature of the time intervals, when discrete sine wave changes amplitude value, is the dominant limiting factor in the quality of the final square wave output signal. If this signal is directly converted to a square wave significant impairments will be present. These impairments will be evident as jitter in the time domain or phase noise in the frequency domain. Filter 60 removes the discrete time and amplitude properties to reduce the jitter by smoothing the signal (column 4 line 55 – column 5 lines 21).

Art Unit: 2634

 With regard to claim 3, Landry further discloses said filter comprises a low pass filter (Fig.4 element 60 and column 5 lines 22-23).

Page 4

- □ With regard to claim 6, Landry further discloses wherein said circuitry for converting comprises a comparator (column 5 lines 46-47).
- With regard claim 16, which is a system claim related to claim 1, all limitation is contained in claim 1. The explanation of all the limitation is already addressed in the above paragraph.
- With regard claim 17, which is a system claim related to claim 3, all limitation is contained in claim 3. The explanation of all the limitation is already addressed in the above paragraph.

Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. Claims 2, 4, 5, 8, 18, and 19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Landry (US 5,931,891) in view of Corry et al. (US 5,563,535).
 - With regard claim 2, Landry discloses all of the subject matter as described in the above paragraph except for specifically teaching wherein said filter comprises a bandpass filter.

Art Unit: 2634

į

However, Corry et al. teaches wherein said filter comprises a bandpass filter (Fig.2 element 217 and column 5 lines 35-38).

It is desirable to include a variable bandpass filter at DSS output that performs an anti-alias function as well as reduces the excess noise outside a band of interest so that the DSS output clock signal quality is improved (column 5 lines 35-38). Therefore, It would have been obvious to one of ordinary skill in the art at the time of the invention was made to include the variable bandpass filter at DSS output as taught by Corry et al. to replace the band pass filter with a low pass filter into Landry's digital frequency synthesizer to sufficiently eliminate spurious signals from the output signal so that the DSS output clock signal quality is improved.

With claim 4, Landry discloses all of the subject matter as described in the above paragraph except for specifically teaching wherein said memory stores digital data representing real and imaginary parts of a complex waveform.

However, Corry et al. teaches wherein said memory stores digital data representing real and imaginary parts of a complex waveform (column 6 lines 53-60). The Corry's reference, column 6 lines 53-60, teaches that the output of the LUT 207 is supplied to one input of a digital complex multiplier/accumulator (CMAC) 401. In a parallel data path, a complex digital baseband signal 403 is supplied to a second input of the CMAC 401. The output 409 of the CMAC 401, which is a stream of data representing the two quadrature phase components of the complex product (i.e., the modulated data stream), is then supplied to a

Art Unit: 2634

sideband select circuit 405 that generates the upper (or lower) sideband by combining the two quadrature components in-phase (anti-phase). It is inherent that the LUT output signal is a complex waveform or the stored digital data in LUT (memory) representing real and imaginary part of the complex waveform.

It is desirable that the memory stores digital data representing real and imaginary parts of a complex waveform in order to generate an extremely high frequency resolution clock so that the a DSS output clock signal quality is improved. Therefore, It would have been obvious to one of ordinary skill in the art at the time of the invention was made to include a memory storing digital data representing real and imaginary parts of a complex waveform as taught by Corry et al. into Landry's ROM to improve the DSS output clock signal quality.

- With claim 5, all limitation is contained in claims 4 and 2. The explanation of all
 the limitation is already addressed in the above paragraph.
- □ With claim 8, Landry further discloses a phase-frequency detector comparing the input signal with a reference (Fig.2 and 4 elements 10, 20, and 30, column 1 lines 45-59, and column 4 lines 38-44).

Landry teaches a phase detector in Fig.1 for a PLL circuit and teaches a phase accumulator 20, phase accumulator register 30 for NCO circuit. It would have been obvious to one having ordinary skill in the art at the time the invention was made to use phase accumulator and phase accumulator register as equivalence of a phase-frequency detector for their use in the communication art

Art Unit: 2634

and the selection of any of these known equivalents to calculate the phase error would be within the level of ordinary skill in the art.

Landry discloses all of the subject matter as described in the above paragraph except for specifically teaching a delta - sigma noise shaper for filtering at least a selected number of data bits output from said phase-frequency detector to generate selected bits of said memory address.

However, Corry et al. further discloses that the input circuitry comprises a delta - sigma noise shaper for filtering at least a selected number of data bits output (Fig.2 element 203 and column 5, lines 10-37) from said phase-frequency detector to generate selected bits of said memory address (column 1, line 28 – column 2, line 46 and column 5, lines 10-38).

It is desirable to include a delta - sigma noise shaper for filtering at least a selected number of data bits output from said phase-frequency detector to generate selected bits of said memory address. The reason for this is that normally, a DAC running at Nyquist sampling rates has a noise floor (power density) that is set by the size of the DAC (i.e., the number of bits that constitute the quantized waveform samples). However in the present invention, the sampling rate is increased without changing the data bandwidth (i.e., oversampling is performed), so that the noise density is decreased by the oversampling ratio, and excess noise can be filtered out by an anti-alias filter. In accordance with Corrys' reference, the oversampling is further utilized to simplify the filtering requirement by applying sigma-delta techniques to band-shape the

noise (attributable to the phase truncation error) away from a narrow band of interest so that the direct digital synthesizer (DDS) performance is improved (column 4 lines 48-62). Therefore, It would have been obvious to one of ordinary skill in the art at the time of the invention was made to include the phase accumulator circuit with delta-sigma shaper circuit as taught by Corry et al to replace that of phase accumulator as taught by Landry in order to improve DDS performance.

- With regard claim 18, which is a system claim related to claim 4, all limitation is contained in claim 4. The explanation of all the limitation is already addressed in the above paragraph.
- With regard claim 19, which is a system claim related to claim 2, all limitation is contained in claim 2. The explanation of all the limitation is already addressed in the above paragraph.
- 6. Claims 7 and 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Landry (US 5,931,891) in view of Dairi (US 6,515,526).
 - With claim 7, Landry discloses all of the subject matter as described in the above paragraph except for specifically teaching wherein said circuitry for converting comprises a phase-locked loop.

However, Dairi teaches wherein said circuitry for converting comprises a phase-locked loop (Fig.1 elements 2-6 and column 4 lines 11-38). The Dairi's reference, column 4 lines 11-38, teaches a modulated signal generation section 6 with output connected to a PLL (Fig.1 elements 2-4), where the modulated

Art Unit: 2634

signal generation section 6 comprises a DSS and A/D as shown in Fig.3. The sine wave to digital wave conversion comprises A/D 64 and PLL 2-5. The detailed explanation is in column 4 line 48 – column 7 line 26.

It is desirable that t circuitry for converting comprises a phase-locked loop in order to reduce the phase fluctuation so that the quality of the generated system clock is improved. Therefore, It would have been obvious to one of ordinary skill in the art at the time of the invention was made to replace the comparator as taught in Landry's reference with a circuitry for converting comprising a phase-locked loop as taught by Daira in order to reduce the phase fluctuation so that the quality of the generated system clock is improved.

- With regard claim 20, which is a system claim related to claim 7, all limitation is contained in claim 7. The explanation of all the limitation is already addressed in the above paragraph.
- 7. Claims 9 and 15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Landry (US 5,931,891) and Corry et al. (US 5,563,535) as applied to claims 2 and 4 above, and further in view of Dairi (US 6,515,526).
 - With claim 9, Landry and Corry et al. disclose all of the subject matter as described in the above paragraph except for specifically teaching wherein said circuitry for converting comprises a phase-locked loop.

However, Dairi teaches wherein said circuitry for converting comprises a phase-locked loop (Fig.1 elements 2-6 and column 4 lines 11-38). The Dairi's reference, column 4 lines 11-38, teaches a modulated signal generation section

Art Unit: 2634

6 with output connected to a PLL (Fig.1 elements 2-4), where the modulated signal generation section 6 comprises a DSS and A/D as shown in Fig.3. The sine wave to digital wave conversion comprises A/D 64 and PLL 2-5. The detailed explanation is in column 4 line 48 – column 7 line 26.

It is desirable that the circuitry for converting comprises a phase-locked loop in order to reduce the phase fluctuation so that the quality of the generated system clock is improved. Therefore, It would have been obvious to one of ordinary skill in the art at the time of the invention was made to replace the comparator as taught in Landry's reference with a circuitry for converting comprising a phase-locked loop as taught by Daira in order to reduce the phase fluctuation so that the quality of the generated system clock is improved.

With claim 15, Landry and Corry et al. disclose all of the subject matter as described in the above paragraph except for specifically teaching a circuitry for generating a memory index comprises a noise shaper for shaping noise output from said phase detector to reduce a size of said memory.

However, Corry et al. further teaches a circuitry for generating a memory index comprises a noise shaper for shaping noise output (Fig.1b element 115, Fig.2 element 203 and column 5, lines 10-37, and column 6 lines 30-44) from said phase detector to reduce a size of said memory (Fig.1b element 115, and column 2 lines 7-46). Refer to Fig.1b, the noise shaper receive m bits input from the accumulator and output p bits to the LUT (memory), where p < m. It is

Art Unit: 2634

inherent that the size of the LUT is reduced since it requires only p address bits instead of m address bits.

It is desirable that the circuitry for generating a memory index comprises a noise shaper for shaping noise output from said phase detector to reduce a size of said memory so that the quality of the generated system clock is improved. The noise shaping technique operates to increase noise suppression around the carrier frequency without significantly increasing the bandwidth of noise suppression. It would be desirable to increase the noise suppression bandwidth in order to allow more information to be conveyed for a given signal-to-noise ratio (S/N), and also to facilitate anti-alias filtering (column 2 lines 38-46). Therefore, It would have been obvious to one of ordinary skill in the art at the time of the invention was made to insert the noise shaping technique as taught by Corry et al. after the phase accumulator as taught by in Landry's reference with a circuitry for converting comprising a phase-locked loop as taught by Landry and Corry et al. in order to improve the noise suppression so that the quality of the generated system clock is improved.

- 8. Claims 14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Landry (US 5,931,891) and Corry et al. (US 5,563,535) and Dairi (US 6,515,526) as applied to claim 9 above, and further in view of Raghavan et al. (US 5,859,605).
 - With regard claim 14, Landry and Corry et al. and Dairi disclose all of the subject matter as described in the above paragraph except for specifically teaching wherein said digital to analog converter comprises a delta sigma converter.

Application/Control Number: 10/010,819 Page 12

Art Unit: 2634

However, Raghavan et al. teaches wherein said digital to analog converter comprises a delta sigma converter (Fig.1 element 16 and column 2 lines 13-53).

It is desirable that digital to analog converter comprises a delta sigma converter in order to improve the SNR in the signal spectrum (column lines 28-30) so that the quality of the generated system clock is improved. Therefore, It would have been obvious to one of ordinary skill in the art at the time of the invention was made to replace the DAC as taught in Landry's reference with a sigma-delta type DAC as taught by Raghavan et al. in order to improve the SNR in the signal spectrum (column lines 28-30) so that the quality of the generated system clock is improved.

Allowable Subject Matter

9. Claims 10-13 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Conclusion

- 10. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).
- 11. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

Art Unit: 2634

12. Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Ted M. Wang whose telephone number is 571-272-

3053. The examiner can normally be reached on M-F, 7:30 AM to 5:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Stephen Chin can be reached on 571-272-3056. The fax phone number for

the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the

Patent Application Information Retrieval (PAIR) system. Status information for

published applications may be obtained from either Private PAIR or Public PAIR.

Status information for unpublished applications is available through Private PAIR only.

For more information about the PAIR system, see http://pair-direct.uspto.gov. Should

you have questions on access to the Private PAIR system, contact the Electronic

Business Center (EBC) at 866-217-9197 (toll-free).

Ted M Wang Examiner Art Unit 2634 Page 13

Ted M. Wang

STEPHEN CHIN SUPERVISORY PATENT EXAMINE

TECHNOLOGY CENTER 2600